A New Research Tool for Intrinsic Hardware Evolution

. The study of intrinsic hardware evolution relies heavily on commercial FPGA devices which can be configured in real time to produce physical electronic circuits. Use of these devices presents certain drawbacks to the researcher desirous of studying fundamental principles underlying hardware evolution, since he has no control over the architecture or type of basic configurable element. Furthermore, analysis of evolved circuits is difficult as only external pins of FPGAs are accessible to test equipment. After discussing current issues arising in intrinsic hardware evolution, this paper presents a new test platform designed specifically to tackle them, together with experimental results exemplifying its use. The results include the first circuits to be evolved intrinsically at the transistor level. 1 Introduction In recent years, evolutionary algorithms (EAs) have been applied to the design of electronic circuitry with significant results being attained using both computer simulations..

Visualising Evolutionary Pathways in Real-World Search Spaces

neutral networks, neutrality fitness, landscape, EA, GA, genetic A new method of visualising search spaces on a two-dimensional surface is presented, and applied to real search spaces created by the artificial evolution of electronic circuits. The visualisation method is inspired by work on search space neutrality, and its links with evolvability, both of which are discussed. The search space is transformed into a connected graph. Vertices on the graph are connected if their Hamming distance from each other is one, and a clustering algorithm reveals important intercluster pathways that can be reached by single mutations

A Negotiation Description Language

No description supplie

Expert Maintainers' Strategies and Needs when Understanding Software: A Case Study Approach

No description supplie