Search CORE

270 research outputs found

High-performance arithmetic coding VLSI macro for the H264 video compression standard

Author: Chouliaras VA
Nunez-Yanez JL
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/02/2005
Field of study

Explore Bristol Research

Run-time resource management in fault-tolerant network on reconfigurable chips

Author: Hosseinabady M
Nunez-Yanez JL
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/08/2009
Field of study

Explore Bristol Research

Backward adaptive pixel-based fast predictive motion estimation

Author: Canagarajah CN
Chen X
Nunez-Yanez JL
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/05/2009
Field of study

Explore Bristol Research

A toolset for the analysis and optimization of motion estimation algorithms and processors

Author: Nunez-Yanez JL
Spiteri T
Vafiadis G
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/08/2009
Field of study

Explore Bristol Research

Evaluating dynamic partial reconfiguration in the integer pipeline of a FPGA-based opensource processor

Author: Canagarajah CN
Nabina A
Nunez-Yanez JL
Zaidi SIH
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/09/2008
Field of study

Explore Bristol Research

Statistical lossless compression of space imagery and general data in a reconfigurable architecture

Author: Canagarajah CN
Chen X
Nunez-Yanez JL
Vitulli R
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/06/2008
Field of study

Explore Bristol Research

Hardware architecture for lossless image compression based on context-based modeling and arithmetic coding

Author: Canagarajah CN
Chen X
Nunez-Yanez JL
Vitulli Raffaele
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/09/2007
Field of study

Explore Bristol Research

Gigabyte per second streaming lossless data compression hardware based on a configurable variable-geometry CAM dictionary

Author: Chouliaras VA
Nunez-Yanez JL
Publication venue: 'Institution of Engineering and Technology (IET)'
Publication date: 10/01/2006
Field of study

Explore Bristol Research

A biophysically accurate floating point somatic neuroprocessor

Author: Kelly S
McGeehan JP
Nunez-Yanez JL
Regan EM
Zhang Y
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/08/2009
Field of study

Explore Bristol Research

Power/area analysis of a FPGA-based open-source processor using partial dynamic reconfiguration

Author: Canagarajah CN
Nabina A
Nunez-Yanez JL
Zaidi SIH
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/09/2008
Field of study

Explore Bristol Research

…

core

core