55 research outputs found

    Test synthesis for data paths in VLIW-based processors

    No full text
    Abstract: In this paper, we present an original test synthesis approach for data paths of VLIW based processors. Our approach is a library-based method, in which together with components, canned tests are stored. The aim of our approach is to synthesize data paths and corresponding test sets in parallel
    corecore