106 research outputs found

    Trends in architectures

    No full text

    UvA-DARE (Digital Academic Repository) Discrete Event Modelling Methodology for Intelligent Transport Systems DISCRETE EVENT MODELLING METHODOLOGY FOR INTELLIGENT TRANSPORT SYSTEMS

    No full text
    SUMMARY Motivated by work on Electronic Fee Collection, we formulate a general simulation concept to evaluate the performance of Intelligent Transport Systems, and introduce the virtual sensor concept as a concept for sensor system modelling. We demand that interaction between elements of the system is well defined, and that their state changes at pre-definable time intervals. As a result we can model the total system as a discrete event model

    An architecture workbench for multicomputers

    No full text
    The large design space of modern computer architectures calls for performance modelling tools to facilitate the evaluation of different alternatives. In this paper, we give an overview of the Mermaid multicomputer simulation environment. This environment allows the evaluation of a wide range of architectural design tradeoffs while delivering reasonable simulation performance. To achieve this, simulation takes place at a level of abstract machine instructions rather than at the level of real instructions. Moreover, a less detailed mode of simulation is also provided. So when accuracy is not the primary objective, this simulation mode can yield high simulation efficiency. As a consequence, Mermaid makes both fast prototyping and accurate evaluation of multicomputer architectures feasible.

    Multi-microcomputer system for Monte-Carlo calculations

    No full text
    The authors propose a microcomputer system that allows parallel processing for Monte Carlo calculations in lattice gauge theories, simulations of high energy physics experiments and many other fields of current interest. The master-n-slave multiprocessor system is based on the Motorola MC 6800 microprocessor. One attraction of this processor is that it allows up to 16 M Byte random access memory

    Paradigms and laboratories in the core computer science curriculum: An overview

    Get PDF
    Recent issues of the bulletin of the ACM SIGCSE have been scrutinised to find evidence that the use of laboratory sessions and different programming paradigms improve learning difficult concepts and techniques, such as recursion and problemsolving. Many authors in the surveyed literature be- lieve that laboratories are effective because they offer a mode of learning that complements class- room teaching. Several authors believe that differ- ent paradigms are effective when used to support teaching mathematics (logic and discrete mathe- matics) and computer science (programming, com- parative programming languages and abstractma- chines). Precious little evidence by way of reported re- sults of surveys, interviews and exams was found in the ACM SIGCSE bulletins to support these be- liefs

    Application of the FAMP multiprocessor system in experiment NA11 at the SPS

    No full text
    A second level trigger system is discussed, which will be implemented in the experiment NA11 at the CERN-SPS. The experiment studies hadron interactions with a two magnet single-arm spectrometer. The second level trigger will select events depending on kinematical and topological conditions. It uses the FAMP microprocessor system, which will operate on information from a set of MWPCs and Cerenkov counters. The microprocessors will reconstruct tracks, calculate momenta and determine the invariant mass of pairs of particles. An outline is given of the trigger set-up and of the track reconstruction procedures. Also results are presented of simulation studies, using experimental data and a provisional set-up of the microprocessor system. The reconstruction time per event is estimated to be about 0.5 ms. (6 refs)

    Concurrent Evaluation of Web Cache Replacement and Coherence Strategies

    No full text
    When studying web cache replacement strategies, it is often assumed that documents are static. Such an..
    • 

    corecore