7 research outputs found

    A Real time network at home

    Get PDF
    This paper proposes a home network which integrates both real-time and non-real-time capabilities for one coherent, distributed architecture. Such a network is not yet available. Our network will support inexpensive, small appliances as well as more expensive, large appliances. The network is based on a new type of real-time token protocol that uses scheduling to achieve optimal token-routing through the network. Depending on the scheduling algorithm, bandwidth utilisations of 100 percent are possible. Token management, to prevent token-loss or multiple tokens, is essential to support a dynamic, plug-and-play configuration. Small appliances, like sensors, would contain low-cost, embedded processors with limited computing power, which can handle lightweight network protocols. All other operations can be delegated to other appliances that have sufficient resources. This provides a basis for transparency, as it separates controlling and controlled object. Our network will support this. We will show the proposed architecture of such a network and present experiences with and preliminary research of our design

    A Real-Time Ethernet Network at Home

    Get PDF
    This paper shows the current state of our research into a home network which provides both real-time and non-real-time capabilities for one coherent, distributed architecture. It is based on a new type of real-time token protocol that uses scheduling to achieve optimal token-routing in the network. Depending on the scheduling algorithm, bandwidth utilisations of 100% are possible. Token management, to prevent token-loss or multiple tokens, is essential to support a dynamic, plug-and-play configuration. Our network will support inexpensive, small appliances as well as more expensive, large appliances. Small appliances, like sensors, would contain low-cost, embedded processors with limited computing power, which can handle lightweight network protocols. All other operations can be delegated to other appliances that have sufficient resources. This provides a basis for transparency, as it separates controlling and controlled object

    Differential roles of osteopontin/Eta-1 in early and late lpr disease

    Get PDF
    The cytokine osteopontin (Eta-1) leads to macrophage-dependent polyclonal B-cell activation and is induced early in autoimmune prone mice with the lpr mutation, suggesting a significant pathogenic role for this molecule. Indeed, C57BL/6-Faslpr/lpr mice crossed with osteopontin−/– mice display delayed onset of polyclonal B-cell activation, as judged by serum immunoglobulin levels. In contrast, they are subject to normal onset, but late exacerbation of lymphoproliferation and evidence of kidney disease. These observations define two stages of Faslpr/lpr disease with respect to osteopontin-dependent pathogenesis that should be taken into account in the design of therapeutic approaches to the clinical disease

    Micro Scanning Probe Array Memory

    Get PDF
    The design for a new type of non-volatile mass storage memory is discussed. This new design, based on scanning probe techniques, combines the low volume and power consumption of the FlashRAM, with the high capacity of the hard disk. The small form factor of the device makes it an excellent candidate for mass storage in handheld embedded systems. Its hierarchical architecture allows us to make a trade-off between data-rate, access time and power consumption. The power consumption scales linearly with the desired data-rate, and is expected to be lower than what can be achieved with competing technologies

    Micro Scanning Probe Array memory µSPAM

    Get PDF
    The design for a new type of non-volatile mass storage memory is discussed. This new design, based on scanning probe techniques, combines the low volume and power consumption of the FlashRAM, with the high capacity of the hard disk. The small form factor of the device makes it an excellent candidate for mass storage in handheld embedded systems. Its hierarchical architecture allows us to make a trade-off between data-rate, access time and power consumption. The power consumption scales linearly with the desired data-rate, and is expected to be lower than what can be achieved with competing technologies
    corecore