CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Filters
2 research outputs found
Runtime Techniques to Mitigate Soft Errors in Network-on-Chip (NoC) Architectures
Author
Avinash Karanth Kodi
Travis Boraten
Publication venue
'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date
Field of study
No full text
Crossref
Reconfigurable Network-on-Chip Security Architecture
Author
Agarwal Niket
ARM.
+31 more
Bellare Mihir
Boraten Travis
Chakraborty Samarjit
Charles Subodha
Charles Subodha
Charles Subodha
Charles Subodha
CWE.
DARPA.
Diguet Jean-Philippe
Elliott Bell D.
Fiorin Leandro
Fiorin Leandro
Gilbert Henri
Gilbert Henri
Gogniat Guy
Grampp Fred T.
Grecu Cristian
Hesse Julia
Lebiednik Brian
Li Sheng
McGrew David
Pereñíguez-García Fernando
Rajesh J. S.
Rivest Ronald
Sajeesh K.
Stallings William
Thulasimani L.
Umit
Usman Muhammad
William
Publication venue
'Association for Computing Machinery (ACM)'
Publication date
Field of study
No full text
Crossref