Verilog로 설계 및 합성한 USB 2.0 High Speed용 송수신기의 디지털 회로

MasterThis paper presents a receiver and a transmitter digital circuit for the USB 2.0 physical layer high speed interface. The circuit operates in 480 Mbit/sec. The receiver consists of a 1-to-8-bit de-serializer, a bit un-stuffer, and a non-return to zero inverted decoder. The transmitter includes an 8-to-1-bit serializer, a bit stuffer, and a non-return to zero inverted decoder. Squelch signal is added to a basic USB 2.0 system for a safe operation of the circuit, and other functions are fully verified USB 2.0 specification. Synthesis, and auto post and routing process are performed with 130 nm process

A SNR-Enhanced Mutual-Capacitive Touch-Sensor ROIC using an Averaging with Three Specific TX frequencies, a Noise Memory, and a Compact Delay Compensation Circuit

DoctorThree methods are proposed to enhance signal-to-noise ratio of a mutual-capacitive touch-sensor read-out integrated circuit (ROIC). The first one isan averaging method with three specific transmitter frequencies of (n+0.5) times the frequency of a gate driving signal (GCLK) of LCD with integer n which are the dips of a display noise magnitude.The second one is a noise memory method that eliminates the DC and low frequency noise by subtracting the noise data from the measured data.The third one is a compact delay compensation method. A digital dual-loop phase-locked-loop generates the three specific frequencies automatically from the GCLK. The noise memory method is applied to the beginning of every frequency period. The compact delay compensation method was implemented with 11 flip-flops, a 4-to-1 multiplexer, and two clock signals (8.66 MHz, 4.33 MHz). The proposed ROIC applied to a 14x16 touch-sensor panel on a 7.9” LCD achieves the SNR of 52.9 dB with the frame rate of 367 Hz. The ROIC chip with a 0.35-m CMOS process takes an area of 5.64 mm2 and consumes power of 29.7 mW

PCB상에 구현한 Mutual Capacitive 방식의 Multi-Touch pad

2

A Measurement-Based Time and Frequency Domain Analysis of the LCD VCOM Noise

1

Verilog Design of Asynchronous Clock Domain Crossing Techniques in High Speed Digital Transceiver Circuits

1

All-digital USB 2.0 device Full-speed PHY 칩

2

A Mutual-Capacitive Touch Sensor ROIC Using a PLL to Reduce LCD Noise by Synchronizing ROIC TX Clock to LCD Clock

1