CORE
🇺🇦Â
 make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Filters
2 research outputs found
Timing-driven hierarchical global routing with wire-sizing and buffer-insertion for VLSI with multi-routing-layer
Author
Publication venue
'Association for Computing Machinery (ACM)'
Publication date
01/01/2000
Field of study
Full text link
Crossref
Full text link
