1,646 research outputs found
Class-G Headphone Amplifier Architectures
To maximize the battery life of portable audio devices like iPods, MP3 players
and mobile phones, there is a need for audio power amplifiers with low quiescent
power, high efficiency along with uncompromising quality (Distortion performance/
THD) and low cost. Despite their high efficiency, Class-D amplifiers are undesirable
as headphone drivers in mobile devices, owing to their high EMI radiation,
additional costs due to filtering required at the output and also their poor linearity
at small signal levels. Almost all of todays headphone drivers are Class-AB linear
amplifiers, with poor efficiencies.
Here we propose a Class-G linear amplifier, which uses rail switching to improve
efficiency. It can be viewed as a Class-AB amplifier operating from the lower supply
and a Class-C amplifier from the higher supply. Though the classical definition of
efficiency using full-scale sine wave does not show much improvement for Class-G
(85.9 percent) over Class-AB (78 percent), we demonstrate that the Class-G audio amplifiers can
have significant improvement of efficiencies (battery life) in the practical sense. By
considering the amplitude distribution of audio signals a new realistic definition of
efficiency has been proposed. This definition helps in demonstrating the advantage
of using Class-G over Class-AB and also helps in optimizing the choice of supply
voltages which is critical to maximizing the efficiency of Class-G amplifiers.
Two new circuit topologies have been proposed and thoroughly investigated.
The first circuit is more like a developmental stage and is designed/fabricated in
AMI 0.5um. The second proposed Class-G amplifier with modified Class-AB bias,
implemented in IBM 90nm, achieves -82.5dB THD N by seamless supply switching
and uses the least reported quiescent power (350 mu W) and area (0.08mm^2)
Design of a Class-D Audio Amplifier With Analog Volume Control for Mobile Applications
A class-D audio amplifier with analog volume control (AVC) section and driver section for wireless and portable applications is proposed in this paper. The analog volume control section, including an integrator, an analog MUX, and a programmable gain amplifier (PGA) is implemented with three analog inputs (Audio, Voice, FM). For driver section, including a ramp generator, a comparator, a level shifter and a gate driver is designed to obtain a low distortion and a highefficiency. Designed with 0.18 um 1P6M CMOS technology, the class-D audio amplifier with analog volume control achieves a total root-mean-square (RMS) output power of 0.5W, a total harmonic distortion plus noise (THD+N) at the 8-Ω load less than 0.06%, and a power efficiency of 89.9% with a total area of 1.74mm2
Four–quadrant linear–assisted DC/DC voltage regulator
This Mixed Signal Letter presents a proposal of four-quadrant linear-assisted DC/DC voltage regulator. In this topology, a class-AB linear voltage amplifier assists a four-quadrant switching DC/DC converter in order to obtain a compact circuit with advantages of both alternatives; i.e., high efficiency, inherent in switching converters, and low output ripple and fast reaction to the load changes that are characteristics of linear regulators. In order to reduce the power dissipation in the linear regulator, it is considered as an assisting circuit for providing just a small fraction of the total load current. Furthermore, this stage provides the required clock signal for the switching counterpart, obtaining a compact topology thanks to the reduction of the complexity in the design of the control scheme for the switching converter. In fact, the proposed topology can be addressed to on-chip practical implementations, since no output capacitors are required. This last advantage provides the possibility of obtaining good-performance power-supply modulators for envelope tracking techniques in power amplifiers. The implementation and results indicate that the proposed four-quadrant linear-assisted DC/DC regulator can achieve a notably compacting and higher performance, while consuming less power in comparison to linear alternatives.Postprint (author's final draft
Low Power DC-DC Converters and a Low Quiescent Power High PSRR Class-D Audio Amplifier
High-performance DC-DC voltage converters and high-efficient class-D audio amplifiers are required to extend battery life and reduce cost in portable electronics. This dissertation focuses on new system architectures and design techniques to reduce area and minimize quiescent power while achieving high performance. Experimental results from prototype circuits to verify theory are shown.
Firstly, basics on low drop-out (LDO) voltage regulators are provided. Demand for system-on-chip solutions has increased the interest in LDO voltage regulators that do not require a bulky off-chip capacitor to achieve stability, also called capacitor- less LDO (CL-LDO) regulators. Several architectures have been proposed; however, comparing these reported architectures proves difficult, as each has a distinct process technology and specifications. This dissertation compares CL-LDOs in a unified manner. Five CL-LDO regulator topologies were designed, fabricated, and tested under common design conditions.
Secondly, fundamentals on DC-DC buck converters are presented and area reduction techniques for the external output filter, power stage, and compensator are proposed. A fully integrated buck converter using standard CMOS technology is presented. The external output filter has been fully-integrated by increasing the switching frequency up to 45 MHz. Moreover, a monolithic single-input dual-output buck converter is proposed. This architecture implements only three switches instead of the four switches used in conventional solutions, thus potentially reducing area in the power stage through proper design of the power switches. Lastly, a monolithic PWM voltage mode buck converter with compact Type-III compensation is proposed. This compensation scheme employs a combination of Gm-RC and Active-RC techniques to reduce the area of the compensator, while maintaining low quiescent power consumption and fast transient response. The proposed compensator reduces area by more than 45% when compared to an equivalent conventional Type-III compensator.
Finally, basics on class-D audio amplifiers are presented and a clock-free current controlled class-D audio amplifier using integral sliding mode control is proposed. The proposed amplifier achieves up to 82 dB of power supply rejection ratio and a total harmonic distortion plus noise as low as 0.02%. The IC prototype’s controller consumes 30% less power than those featured in recently published works
Design and analysis of a high-efficiencyv high-voltage class-D power output stage
The analysis and design of a highly-efficient 80 V class-D power stage design in a 0.14 μm SOI-based BCD process is described. It features immunity to the on-chip supply bounce, realized by internally regulated floating supplies, variable driving strength for the gate driver, and an efficient 2-step level shifter design. Fast switching transition and low switching loss are achieved with 94% peak efficiency for the complete class-D power stage in the realized chip
Design and Implementation of Switching Voltage Integrated Circuits Based on Sliding Mode Control
The need for high performance circuits in systems with low-voltage and low-power
requirements has exponentially increased during the few last years due to the sophistication
and miniaturization of electronic components. Most of these circuits are required to have a
very good efficiency behavior in order to extend the battery life of the device.
This dissertation addresses two important topics concerning very high efficiency
circuits with very high performance specifications. The first topic is the design and
implementation of class D audio power amplifiers, keeping their inherent high efficiency
characteristic while improving their linearity performance, reducing their quiescent power
consumption, and minimizing the silicon area. The second topic is the design and
implementation of switching voltage regulators and their controllers, to provide a low-cost,
compact, high efficient and reliable power conversion for integrated circuits.
The first part of this dissertation includes a short, although deep, analysis on class
D amplifiers, their history, principles of operation, architectures, performance metrics,
practical design considerations, and their present and future market distribution. Moreover,
the harmonic distortion of open-loop class D amplifiers based on pulse-width modulation
(PWM) is analyzed by applying the duty cycle variation technique for the most popular
carrier waveforms giving an easy and practical analytic method to evaluate the class
D amplifier distortion and determine its specifications for a given linearity requirement.
Additionally, three class D amplifiers, with an architecture based on sliding mode control, are proposed, designed, fabricated and tested. The amplifiers make use of a hysteretic
controller to avoid the need of complex overhead circuitry typically needed in other
architectures to compensate non-idealities of practical implementations. The design of the
amplifiers based on this technique is compact, small, reliable, and provides a performance
comparable to the state-of-the-art class D amplifiers, but consumes only one tenth of
quiescent power. This characteristic gives to the proposed amplifiers an advantage for
applications with minimal power consumption and very high performance requirements.
The second part of this dissertation presents the design, implementation, and testing
of switching voltage regulators. It starts with a description and brief analysis on the power
converters architectures. It outlines the advantages and drawbacks of the main topologies,
discusses practical design considerations, and compares their current and future market
distribution. Then, two different buck converters are proposed to overcome the most critical
issue in switching voltage regulators: to provide a stable voltage supply for electronic
devices, with good regulation voltage, high efficiency performance, and, most important,
a minimum number of components. The first buck converter, which has been designed,
fabricated and tested, is an integrated dual-output voltage regulator based on sliding mode
control that provides a power efficiency comparable to the conventional solutions, but
potentially saves silicon area and input filter components. The design is based on the idea of
stacking traditional buck converters to provide multiple output voltages with the minimum
number of switches. Finally, a fully integrated buck converter based on sliding mode
control is proposed. The architecture integrates the external passive components to deliver
a complete monolithic solution with minimal silicon area. The buck converter employs
a poly-phase structure to minimize the output current ripple and a hysteretic controller
to avoid the generation of an additional high frequency carrier waveform needed in
conventional solutions. The simulated results are comparable to the state-of-the-art works
even with no additional post-fabrication process to improve the converter performance
Recommended from our members
Efficient Low Power Headphone Driver
In recent years, the consumer electronics market for battery-powered devices such as smartphones and tablets has been rapidly expanding. The requirements for audio CODEC in these portable devices have extended from merely supporting voice calls to high-fidelity music playback. As a result, audio driver performance has become one of the most important differentiating factors among products from different suppliers. There are three basic performance metrics that are typically used to benchmark audio modules: the maximum delivered output power, the audio fidelity measured in terms of dynamic range, THD+N, and finally the battery life. Maximizing all three of these performance metrics has proven to be an exceptionally hard task as portrayed by the research publications.This work presents an attempt to push all three of these metrics together and provide an acceptable balance which is achieved by selecting the right topology. Conventionally, headphone drivers are designed using a linear amplifier topology for many reasons- most prominently- to achieve a superior THD+N and PSRR requirement which in the past was essentially the only key performance metric needed. This came at the expense of realizing mediocre power efficiency targets, thereby wasting battery life. This picture changed dramatically over the last decade with smartphones and other portable devices becoming the first choice of the young generation. These devices are extremely power hungry due to the unlimited functions and features they provide and therefore battery life has come to the spotlight as a key resource that need to be preserved. As a result, in this work a headphone driver is based on a switching topology that is able to deliver more than 230mW of power (or equivalently 2Vrms) to a 16Ω load while achieving better than -98dB of THD+N , more than 108dB of SNR, and about 108dB PSRR while still maintaining a peak power efficiency of more than 84%
On the practical design of a sliding mode voltage controlled buck converter
Author name used in this publication: Martin K. H. CheungAuthor name used in this publication: Chi K. Tse2004-2005 > Academic research: refereed > Publication in refereed journalVersion of RecordPublishe
- …