Single-ended 6T sub-threshold SRAM with horizontal local bit-lines

This study presents a novel SRAM architecture focused on minimizing area utilization for sub- and near-threshold operation in ultra-low power applications. This new architecture utilizes a modified 6T SRA