4 research outputs found
Robust low power CMOS methodologies for ISFETs instrumentation
I have developed a robust design methodology in a 0.18 [Mu]m commercial CMOS process
to circumvent the performance issues of the integrated Ions Sensitive Field Effect Transistor
(ISFET) for pH detection. In circuit design, I have developed frequency domain signal
processing, which transforms pH information into a frequency modulated signal. The
frequency modulated signal is subsequently digitized and encoded into a bit-stream of data.
The architecture of the instrumentation system consists of a) A novel front-end averaging
amplifier to interface an array of ISFETs for converting pH into a voltage signal, b) A high
linear voltage controlled oscillator for converting the voltage signal into a frequency
modulated signal, and c) Digital gates for digitizing and differentiating the frequency
modulated signal into an output bit-stream. The output bit stream is indistinguishable to a 1st
order sigma delta modulation, whose noise floor is shaped by +20dB/decade.
The fabricated instrumentation system has a dimension of 1565 [Mu] m 1565 [Mu] m. The chip
responds linearly to the pH in a chemical solution and produces a digital output, with up to an
8-bit accuracy. Most importantly, the fabricated chips do not need any post-CMOS
processing for neutralizing any trapped-charged effect, which can modulate on-chip ISFETs’
threshold voltages into atypical values. As compared to other ISFET-related works in the
literature, the instrumentation system proposed in this thesis can cope with the mismatched
ISFETs on chip for analogue-to-digital conversions. The design methodology is thus very
accurate and robust for chemical sensing
Single Transistor Learning Synapse with Long Term Storage
We describe the design, fabrication, characterization, and modeling of an array of single transistor synapses. The single transistor synapses simultaneously perform long term weight storage, compute the product of the input and floating gate value, and update the weight value according to a hebbian or a backpropagation learning rule. The charge on the floating gate is decreased by hot electron injection with high selectiviy for a particular synapse. The charge on the floating gate is increased by electron tunneling, which results in high selectivity between rows, but much lower selectivity between columns along a row. When the steady state source current is used as the representation of the weight value, both the incrementing and decrementing functions are proportional to a power of the source current. I. Introduction There are five requirements for a learning synapse [1]. First, the weight should be stored permanently in the absence of learning. Second, the synapse must compute as a..