Self-Optimization of Performance-per-Watt for Interleaved Memory Systems

Abstract- With the increased complexity of platforms coupled with data centers’ servers sprawl, power consumption is reaching unsustainable limits. Memory is an important target for platform-level energy efficiency, where most power management techniques use multiple power state DRAM devices to transition them to low-power states when they are “sufficiently ” idle. However, fully-interleaved memory in highperformance servers presents a research challenge to the memory power management problem. Due to data striping across all memory modules, memory accesses are distributed in a manner that considerably reduces the idleness of memory modules to warrant transitions to low-power states. In this paper we introduce a novel technique for dynamic memory interleaving that is adaptive to incoming workload in a manner that reduces memory energy consumption while maintaining the performance at an acceptable level. We use optimization theory to formulate and solve the powerperformance management problem. We use dynamic cache line migration techniques to increase the idleness of memory modules by consolidating the application’s working-set on a minimal set of ranks. Our technique yields energy saving of abou