CORE
🇺🇦Â
 make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Filters
1 research outputs found
Round-trip latency prediction for memory access fairness in mesh-based many-core architectures
Author
Hengzhu Liu
Xiaohui Zhao
+3Â more
Xiaowen Chen
Yang Li
Yong Yang
Publication venue
'Institute of Electronics, Information and Communications Engineers (IEICE)'
Publication date
01/01/2014
Field of study
No full text
Crossref
No full text
