Power Optimization for FPGA Look-Up Tables

We explore a new method for reducing power consump-tion/dissipation for FPGAs which is complementary to existing FPGA technology-mapping power-reduction techniques (e.g.