4 research outputs found

    Intermediate Representations for Controllers in Chip Generators

    Get PDF
    Creating parameterized “chip generators” has been proposed as one way to decrease chip NRE costs. While many approaches are available for creating or generating flexible data path elements, the design of flexible controllers is more problematic. The most common approach is to create a microcoded engine as the controller, which offers flexibility through programmable table-based lookup functions. This paper shows that after “programming” the hardware for the desired application, or applications, these flexible controller designs can be easily converted to efficient fixed (or less programmable) solutions using partial evaluation capabilities that are already present in most synthesis tools

    Pipelining and performance in the VAX 8800 processor

    No full text

    Pipelining and performance in the VAX 8800 processor

    No full text

    Pipelining and performance in the VAX 8800 processor

    No full text
    corecore