CORE
🇺🇦Â
 make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Filters
2 research outputs found
Performance Improvement of FPGA Using Novel Multilevel Hierarchical Interconnection Structure
Author
Marrakchi Zied
Mehrez Habib
+3Â more
Mrabet Hayder
Souillot Pierre
Tissot André
Publication venue
Univ. Montpellier II
Publication date
03/07/2006
Field of study
No full text
International audienc
Hal-Diderot
Performance Improvement of FPGA Using Novel Multilevel Hierarchical Interconnection Structure
Author
Marrakchi Zied
Mehrez Habib
+3Â more
Mrabet Hayder
Souillot Pierre
Tissot André
Publication venue
Univ. Montpellier II
Publication date
01/07/2006
Field of study
No full text
International audienc
HAL Descartes
Hal-Diderot