Circuit Design of Memristor-based GRU and its Applications in SOC Estimation

10.13039/501100001809-National Natural Science Foundation (Grant Number: 62001149); Zhejiang Provincial Nature Science Foundation of China under Grant No. LQ21F010009; Fundamental Research Funds for the Provincial Universities of Zhejiang under Grant No. GK229909299001-06

Optimizing reconfigurable recurrent neural networks

This paper proposes a novel latency-hiding hardware architecture based on column-wise matrix-vector multiplication to eliminate data dependency, improving the throughput of systems of RNN models. In addition, a flexible checkerboard tiling strategy is introduced to allow large weight matrices, while supporting element-based parallelism and vector-based parallelism. These optimizations improve the exploitation of the available parallelism to increase run-time hardware utilization and boost inference throughput. Furthermore, a quantization scheme with fine-tuning is proposed to achieve high accuracy. Evaluation results show that the proposed architecture can enhance performance and energy efficiency with little accuracy loss. It achieves 1.05 to 3.35 times better performance and 1.22 to 3.92 times better hardware utilization than a state-of-theart FPGA-based LSTM design, which shows that our approach contributes to high performance FPGA-based LSTM systems