On-chip Interconnect Modeling by Wire Duplication

In this paper, we present a novel wire duplication-based interconnect modeling technique. The proposed modeling technique uses the original inductance to exploit the sparsity of the