1 research outputs found

    Modules placement technique under constraint of FPGA forbidden zones

    No full text
    corecore