2 research outputs found

    Modified Dual-CLCG Method and its VLSI Architecture for Pseudorandom Bit Generation

    No full text
    corecore