The problem of minimizing power consumption during the state encoding of a finite-state machine is addressed, A new power cost model for state encoding is proposed, and encoding techniques that minimize this power cost for two- and multilevel logic implementations are described. These techniques are compared with those that minimize area or the switching activity at the present state bits, Experimental results show significant improvements