CORE

🇺🇦   make metadata, not war

    1 research outputs found

    Low-latency VLSI architecture of a 3-input floating-point adder

    Author
      Publication venue
      'Institute of Electrical and Electronics Engineers (IEEE)'
      Publication date
      Field of study
      No full text
      Crossref
      corecore