2 research outputs found
Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning
Layout hotpot detection is one of the main steps in modern VLSI design. A
typical hotspot detection flow is extremely time consuming due to the
computationally expensive mask optimization and lithographic simulation. Recent
researches try to facilitate the procedure with a reduced flow including
feature extraction, training set generation and hotspot detection, where
feature extraction methods and hotspot detection engines are deeply studied.
However, the performance of hotspot detectors relies highly on the quality of
reference layout libraries which are costly to obtain and usually predetermined
or randomly sampled in previous works. In this paper, we propose an active
learning-based layout pattern sampling and hotspot detection flow, which
simultaneously optimizes the machine learning model and the training set that
aims to achieve similar or better hotspot detection performance with much
smaller number of training instances. Experimental results show that our
proposed method can significantly reduce lithography simulation overhead while
attaining satisfactory detection accuracy on designs under both DUV and EUV
lithography technologies.Comment: 8 pages, 7 figure
VLSI Mask Optimization: From Shallow To Deep Learning
VLSI mask optimization is one of the most critical stages in
manufacturability aware design, which is costly due to the complicated mask
optimization and lithography simulation. Recent researches have shown prominent
advantages of machine learning techniques dealing with complicated and big data
problems, which bring potential of dedicated machine learning solution for DFM
problems and facilitate the VLSI design cycle. In this paper, we focus on a
heterogeneous OPC framework that assists mask layout optimization. Preliminary
results show the efficiency and effectiveness of proposed frameworks that have
the potential to be alternatives to existing EDA solutions.Comment: 6 pages; accepted by 25th Asia and South Pacific Design Automation
Conference (ASP-DAC 2020