3 research outputs found
LORAX: Loss-Aware Approximations for Energy-Efficient Silicon Photonic Networks-on-Chip
The approximate computing paradigm advocates for relaxing accuracy goals in
applications to improve energy-efficiency and performance. Recently, this
paradigm has been explored to improve the energy efficiency of silicon photonic
networks-on-chip (PNoCs). In this paper, we propose a novel framework (LORAX)
to enable more aggressive approximation during communication over silicon
photonic links in PNoCs. Given that silicon photonic interconnects have
significant power dissipation due to the laser sources that generate the
wavelengths for photonic communication, our framework attempts to reduce laser
power overheads while intelligently approximating communication such that
application output quality is not distorted beyond an acceptable limit. To the
best of our knowledge, this is the first work that considers loss-aware laser
power management and multilevel signaling to enable effective data
approximation and energy-efficiency in PNoCs. Simulation results show that our
framework can achieve up to 31.4% lower laser power consumption and up to 12.2%
better energy efficiency than the best known prior work on approximate
communication with silicon photonic interconnects, for the same application
output qualityComment: Submitted and accepted at GLSVLSI 202
PROTEUS: Rule-Based Self-Adaptation in Photonic NoCs for Loss-Aware Co-Management of Laser Power and Performance
The performance of on-chip communication in the state-of-the-art multi-core
processors that use the traditional electron-ic NoCs has already become
severely energy-constrained. To that end, emerging photonic NoCs (PNoC) are
seen as a po-tential solution to improve the energy-efficiency (performance per
watt) of on-chip communication. However, existing PNoC designs cannot realize
their full potential due to their exces-sive laser power consumption. Prior
works that attempt to improve laser power efficiency in PNoCs do not consider
all key factors that affect the laser power requirement of PNoCs. Therefore,
they cannot yield the desired balance between the reduction in laser power,
achieved performance and energy-efficiency in PNoCs. In this paper, we present
PROTEUS framework that employs rule-based self-adaptation in PNoCs. Our
approach not only reduces the laser power consumption, but also minimizes the
average packet latency by opportunis-tically increasing the communication data
rate in PNoCs, and thus, yields the desired balance between the laser power
re-duction, performance, and energy-efficiency in PNoCs. Our evaluation with
PARSEC benchmarks shows that our PROTEUS framework can achieve up to 24.5% less
laser power consumption, up to 31% less average packet latency, and up to 20%
less energy-per-bit, compared to another laser power management technique from
prior work.Comment: Submitted and Accepted at NOCs 202
Exploiting Process Variations to Secure Photonic NoC Architectures from Snooping Attacks
The compact size and high wavelength-selectivity of microring resonators
(MRs) enable photonic networks-on-chip (PNoCs) to utilize
dense-wavelength-division-multiplexing (DWDM) in their photonic waveguides, and
as a result, attain high bandwidth on-chip data transfers. Unfortunately, a
Hardware Trojan in a PNoC can manipulate the electrical driving circuit of its
MRs to cause the MRs to snoop data from the neighboring wavelength channels in
a shared photonic waveguide, which introduces a serious security threat. This
paper presents a framework that utilizes process variation-based authentication
signatures along with architecture-level enhancements to protect against
data-snooping Hardware Trojans during unicast as well as multicast transfers in
PNoCs. Evaluation results indicate that our framework can improve hardware
security across various PNoC architectures with minimal overheads of up to
14.2% in average latency and of up to 14.6% in energy-delay-product (EDP).Comment: Pre-Print: Accepted in IEEE TCAD Journal on July 16, 202