2,623 research outputs found
A Fully-Integrated Reconfigurable Dual-Band Transceiver for Short Range Wireless Communications in 180 nm CMOS
© 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works.A fully-integrated reconfigurable dual-band (760-960 MHz and 2.4-2.5 GHz) transceiver (TRX) for short range wireless communications is presented. The TRX consists of two individually-optimized RF front-ends for each band and one shared power-scalable analog baseband. The sub-GHz receiver has achieved the maximum 75 dBc 3rd-order harmonic rejection ratio (HRR3) by inserting a Q-enhanced notch filtering RF amplifier (RFA). In 2.4 GHz band, a single-ended-to-differential RFA with gain/phase imbalance compensation is proposed in the receiver. A ΣΠfractional-N PLL frequency synthesizer with two switchable Class-C VCOs is employed to provide the LOs. Moreover, the integrated multi-mode PAs achieve the output P1dB (OP1dB) of 16.3 dBm and 14.1 dBm with both 25% PAE for sub-GHz and 2.4 GHz bands, respectively. A power-control loop is proposed to detect the input signal PAPR in real-time and flexibly reconfigure the PA's operation modes to enhance the back-off efficiency. With this proposed technique, the PAE of the sub-GHz PA is improved by x3.24 and x1.41 at 9 dB and 3 dB back-off powers, respectively, and the PAE of the 2.4 GHz PA is improved by x2.17 at 6 dB back-off power. The presented transceiver has achieved comparable or even better performance in terms of noise figure, HRR, OP1dB and power efficiency compared with the state-of-the-art.Peer reviewe
2 GHz +14 dBm CMOS power amplifier for Low Power Wide Area Networks
Abstract. The design of a radiofrequency power amplifier (RF PA) for narrowband low-power wide area networks is presented in this thesis. Particularly, this RF PA is compliant with the 3GPP TS 36.101 standard for a NB1 device within the Power Class 6. To minimize silicon area consumption, this CMOS RF PA employs a single-ended single-stage topology, avoiding inter-stage matching network inductors and output baluns. This RF PA produces +14 dBm of output power with a PAE of 25% and an EVM better than 4% (â28 dB). Also, its out-of-band and spurious emissions satisfy the standard specifications with a large margin. Furthermore, it provides high ruggedness, tolerating an antenna mismatch with a VSWR of 8:1
Analysis and design of ÎŁÎ Modulators for Radio Frequency Switchmode Power Amplifiers
Power amplifiers are an integral part of every basestation, macrocell, microcell and mobile
phone, enabling data to be sent over the distances needed to reach the receiverâs antenna.
While linear operation is needed for transmitting WCDMA and OFDM signals, linear
operation of a power amplifier is characterized by low power efficiency, and contributes
to unwanted power dissipation in a transmitter. Recently, a switchmode power amplifier
operation was considered for reducing power losses in a RF transmitter. A linear and
efficient operation of a PA can be achieved when the transmitted RF signal is ÎŁÎ modu-
lated, and subsequently amplified by a nonlinear device. Although in theory this approach
offers linearity and efficiency reaching 100%, the use of ÎŁÎ modulation for transmitting
wideband signals causes problems in practical implementation: it requires high sampling
rate by the digital hardware, which is needed for shaping large contents of a quantization
noise induced by the modulator but also, the binary output from the modulator needs an
RF power amplifier operating over very wide frequency band.
This thesis addresses the problem of noise shaping in a ÎŁÎ modulator and nonlinear
distortion caused by broadband operation in switchmode power amplifier driven by a ÎŁÎ
modulated waveform. The problem of sampling rate increase in a ÎŁÎ modulator is solved
by optimizing structure of the modulator, and subsequent processing of an input signalâs
samples in parallel. Independent from the above, a novel technique for reducing quan-
tization noise in a bandpass ÎŁÎ modulator using single bit quantizer is presented. The
technique combines error pulse shaping and 3-level quantization for improving signal to
noise ratio in a 2-level output. The improvement is achieved without the increase of a digital
hardwareâs sampling rate, which is advantageous also from the perspective of power
consumption. The new method is explored in the course of analysis, and verified by simulated
and experimental results. The process of RF signal conversion from the Cartesian to
polar form is analyzed, and a signal modulator for a polar transmitter with a ÎŁÎ-digitized
envelope signal is designed and implemented. The new modulator takes an advantage of
bandpass digital to analog conversion for simplifying the analog part of the modulator.
A deformation of the pulsed RF signal in the experimental modulator is demonstrated to
have an effect primarily on amplitude of the RF signal, which is correctable with simple
predistortion
A survey on RF and microwave doherty power amplifier for mobile handset applications
This survey addresses the cutting-edge load modulation microwave and radio frequency power amplifiers for next-generation wireless communication standards. The basic operational principle of the Doherty amplifier and its defective behavior that has been originated by transistor characteristics will be presented. Moreover, advance design architectures for enhancing the Doherty power amplifierâs performance in terms of higher efficiency and wider bandwidth characteristics, as well as the compact design techniques of Doherty amplifier that meets the requirements of legacy 5G handset applications, will be discussed.Agencia Estatal de InvestigaciĂłn | Ref. TEC2017-88242-C3-2-RFundação para a CiĂȘncia e a Tecnologia | Ref. UIDP/50008/201
Recommended from our members
Integrated circuits for efficient power delivery using pulse-width-modulation
Circuits and architectures for efficient power delivery have become crucial in emerging smart systems. Switching power amplifiers (PA) are very attractive for such applications, because they exhibit better efficiency compared to linear PA designs, due to saturated operation. Switching PAs also allow for utilization of deep submicron CMOS technologies, due to which these designs can be easily integrated with digital circuits, and can benefit from process scaling, in performance as well as in area.
Pulse-width-modulation (PWM) is commonly used with switching PAs. A PWM signal typically employs a high-frequency switching pulse waveform as a carrier signal, wherein the pulse-width or duty-cycle of each pulse is modulated by a given low-frequency input signal. The carrier frequency can vary from several kHz to GHz, and is typically determined by the target application.
In this thesis, efficient power-delivery circuits that use PWM with switching class-D stages are presented. Advanced circuit techniques, as well as architectures for PWM are proposed to enhance efficiency and circumvent the limitations of conventional architectures.
A digitally-intensive transmitter using RF-PWM with a class-D PA is described in the first part of the thesis. The use of carrier switching for alleviating the dynamic range limitation that can be observed in classical RF-PWM implementations is introduced. The approach employs the full carrier frequency for half of the amplitude range, and the second harmonic of half of the carrier frequency, for the remainder of the amplitude range. This concept not only allows the transmitter to drive modulated signals with large peak-to-average power ratio (PAPR), but also improves the back-off efficiency due to reduced switching losses in the half carrier-frequency mode. A glitch-free phase selector is proposed that removes the deleterious glitches that can occur at the input data transitions. The phase-selector also prevents D flip-flop setup-and-hold time violations. The transmitter has been implemented in a 130-nm CMOS process. The measured peak output power and power-added-efficiency (PAE) are 25.6 dBm and 34%, respectively. While driving 802.11g 20-MHz 64-QAM OFDM signals, the average measured output power is 18.3 dBm and the PAE is 16%, with an EVM of -25.5 dB.
The second part of the thesis describes a high-speed driver that provides a PWM output using a class-D PA. A PLL-based architecture is employed which eliminates the requirement for a precise ramp or triangular signal generator, and a high-speed comparator, which are typically used for PWM generation. Multi-level signaling is proposed to enhance back-off as well as peak efficiency, which is critical for signals with high PAPR. A differential, folded PWM scheme is introduced to achieve highly linear operation. 3-level operation is achieved without the requirement for additional supply source or sink paths, while 5-level operation is achieved with additional supply source and sink paths, compared to 2-level operation. The PWM driver has been implemented in a 130-nm CMOS process and can operate with a switching frequency of 40-to-170 MHz. For 2/3/5-level PA operation, with a 500 kHz sinusoidal input and 60 MHz switching frequency, the measured THD is -61/-62/-53 dB and corresponding efficiency is 71/83/86% with 175/200/220 mW output power level, respectively. Performance has also been verified for 2/3-level PA operation with a high PAPR signal with 500 kHz bandwidth. While intended as a general purpose amplifier, the approach is well-suited for applications such as power-line communications (PLC).
The final part of the thesis introduces an efficient buck/buck-boost reconfigurable LED driver that supports PWM and PFM operation. The driver is based on peak current control. Rectified sin as well as sinÂČ functions are employed in the reference signal to improve the power factor (PF) and total harmonic distortion (THD) of the buck and buck-boost converters. The design ensures that the peak of the inductor current maintains a constant level that is invariant for different AC line voltages. The operating mode of the design can be changed between PWM and PFM. The LED driver has been implemented in a 130-nm CMOS process. PF and THD are improved when the proposed reference is employed, and peak PF and lowest THD are 0.995/0.983/0.996 and 7.8/6.2/3.5% for the buck (PWM), buck (PFM), buck-boost (PFM) cases, respectively. The corresponding peak efficiency for the three cases is 88/92/91%, respectively.Electrical and Computer Engineerin
Study of state-of-the-art static inverter design Final report, 6 Jan. - 6 Jun. 1966
Multiple purpose inverter design based on phase demodulated inverter circuit selected from state-of-the-art assessment of ten inverter circuit
Analysis and Design of a Sub-THz Ultra-Wideband Phased-Array Transmitter
This thesis investigates circuits and systems for broadband high datarate transmitter systems in the millimeter-wave (mm-wave) spectrum. During the course of this dissertation, the design process and characterization of a power efficient and wideband binary phase-shift keying (BPSK) transmitter integrated circuit (IC) with local oscillator (LO) frequency multiplication and 360° phase control for beam steering is studied. All required circuit blocks are designed based on the theoretical analysis of the underlying principles, optimized, fabricated and characterized in the research laboratory targeting low power consumption, high efficiency and broadband operation. The phase-controlled push-push (PCPP) architecture enabling frequency multiplication by four in a single stage is analytically studied and characterized finding an optimum between output power and second harmonic suppression depending on the input amplitude. A PCPP based LO chain is designed. A circuit is fabricated establishing the feasibility of this architecture for operation at more than 200 GHz. Building on this, a second circuit is designed, which produces among the highest saturated output powers at 2 dBm. At less than 100 mW of direct current (DC) power consumption, this results in a power-added efficiency (PAE) of 1.6 % improving the state of the art by almost 30 %. Phase-delayed and time-delayed approaches to beam steering are analyzed, identifying and discussing design challenges like area consumption, signal attenuation and beam squint. A 60 GHz active vector-sum phase-shifter with high gain of 11.3 dB and output power of 5 dBm, improving the PAE of the state of the art by a factor of 30 achieving 6.29 %, is designed. The high gain is possible due to an optimization of the orthogonal signal creation stage enabled by studying and comparing different architectures leading to a trade off of lower signal attenuation for higher area consumption in the chosen electromagnetic coupler. By combining this with a frequency quadrupler, a phase steering enabled LO chain for operation at 220 GHz is created and characterized, confirming the preceding analysis of the phase-frequency relation during multiplication. It achieves a power gain of 21 dB, outperforming comparable designs by 25 dB. This allows the combination of phase control, frequency multiplication and pre-amplification. The radio frequency (RF) efficiency is increased 40-fold to 0.99 %, with a total power consumption of 105 mW. Motivated by the distorting effect of beam squint in phase-delayed broadband array systems, a novel analog hybrid beam steering architecture is devised, combining phase-delayed and time-delayed steering with the goal of reducing the beam squint of phase-delayed systems and large area consumption of time-delayed circuits. An analytical design procedure is presented leading to the research finding of a beam squint reduction potential of more than 83 % in an ideal system. Here, the increase in area consumption is outweighed by the reduction in beam squint. An IC with a low power consumption of 4.3 mW has been fabricated and characterized featuring the first time delay circuit operating at above 200 GHz. By producing most of the beam direction by means of time delay the beam squinting can be reduced by more than 75 % in measurements while the subsequent phase shifter ensures continuous beam direction control. Together, the required silicon area can be reduced to 43 % compared to timedelayed systems in the same frequency range. Based on studies of the optimum signal feeding and input matching of a Gilbert cell, an ultra-wideband, low-power mixer was designed. A bandwidth of more than 100 GHz was achieved exceeding the state of the art by 23 %. With a conversion gain of â13 dB, this enables datarates of more than 100 Gbps in BPSK operation. The findings are consolidated in an integrated transmitter operating around 246 GHz doubling the highest published measured datarates of transmitters with LO chain and power amplifier in BPSK operation to 56 Gbps. The resulting transmitter efficiency of 7.4 pJ/bit improves the state of the art by 70 % and 50 % over BPSK and quadrature phaseshift keying (QPSK) systems, respectively. Together, the results of this work form the basis for low-power and efficient next-generation wireless applications operating at many times the datarates available today.:Abstract 3
Zusammenfassung 5
List of Symbols 11
List of Acronyms 17
Prior Publications 19
1. Introduction 21
1.1. Motivation........................... 21
1.2. Objective of this Thesis ................... 25
1.3. Structure of this Thesis ................... 27
2. Overview of Employed Technologies and Techniques 29
2.1. IntegratedCircuitTechnology................ 29
2.2. Transmission Lines and Passive Structures . . . . . . . . 35
2.3. DigitalModulation ...................... 41
3. Frequency Quadrupler 45
3.1. Theoretical Analysis of Frequency Multiplication Circuits 45
3.2. Phase-Controlled Push-Push Principle for Frequency
Quadrupling.......................... 49
3.3. Stand-alone Phase-Controlled Push-Push Quadrupler . 60
3.4. Phase-Controlled Push-Push Quadrupler based LO-chain with High Output Power ............... 72 9
4. Array Systems and Dynamic Beam Steering 91
4.1. Theoretical Analysis of BeamSteering. . . . . . . . . . . 95
4.2. Local Oscillator Phase Shifting with Vector-Modulator PhaseShifters......................... 107
4.3. Hybrid True-Time and Phase-Delayed Beam Steering . 131
5. Ultra-Wide Band Modulator for BPSK Operation 155
6. Broadband BPSK Transmitter System for Datarates up to 56 Gbps 167
6.1. System Architecture ..................... 168
6.2. Measurement Technique and Results . . . . . . . . . . . 171
6.3. Summary and performance comparison . . . . . . . . . 185
7. Conclusion and Outlook 189
A. Appendix 195
Bibliography 199
List of Figures 227
Note of Thanks 239
Curriculum Vitae 241Diese Dissertation untersucht Schaltungen und Systeme fĂŒr breitbandige Transmittersysteme mit hoher Datenrate im Millimeterwellen (mm-wave) Spektrum. Im Rahmen dieser Arbeit werden der Entwurfsprozess und die Charakterisierung eines leistungseffizienten und breitbandigen integrierten Senders basierend auf binĂ€rer Phasenumtastung (BPSK) mit Frequenzvervielfachung des Lokaloszillatorsignals und 360°-Phasenkontrolle zur Strahlsteuerung untersucht. Alle erforderlichen Schaltungsblöcke werden auf Grundlage von theoretischen Analysen der zugrundeliegenden Prinzipien entworfen, optimiert, hergestellt und im Forschungslabor charakterisiert, mit den Zielen einer niedrigen Leistungsaufnahme, eines hohen Wirkungsgrades und einer möglichst groĂen Bandbreite. Die phasengesteuerte Push-Push (PCPP)-Architektur, welche eine Frequenzvervierfachung in einer einzigen Stufe ermöglicht, wird analytisch untersucht und charakterisiert. Dabei wird ein Optimum zwischen Ausgangsleistung und UnterdrĂŒckung der zweiten Harmonischen des Eingangssignals in AbhĂ€ngigkeit von der Eingangsamplitude gefunden. Es wird eine LO-Kette auf PCPP-Basis entworfen. Eine Schaltung wird prĂ€sentiert, die die Machbarkeit dieser Architektur fĂŒr den Betrieb bei mehr als 200 GHz nachweist. Darauf aufbauend wird eine zweite Schaltung entworfen, die mit 2 dBm eine der höchsten publizierten gesĂ€ttigten Ausgangsleistungen erzeugt. Mit einer Leistungsaufnahme von weniger als 100mW ergibt sich ein Leistungswirkungsgrad (PAE) von 1.6 %, was den Stand der Technik um fast 30 % verbessert. Es werden phasenverzögerte und zeitverzögerte AnsĂ€tze zur Steuerung der Strahlrichtung analysiert, wobei Entwicklungsherausforderungen wie FlĂ€chenverbrauch, SignaldĂ€mpfung und Strahlschielen identifiziert und diskutiert werden. Ein aktiver Vektorsummen-Phasenschieber mit hoher VerstĂ€rkung von 11.3 dB und einer Ausgangsleistung von 5 dBm, der mit einer PAE von 6.29 % den Stand der Technik um den Faktor 30 verbessert, wird entworfen. Die hohe VerstĂ€rkung ist zum Teil auf eine Optimierung der orthogonalen Signalerzeugungsstufe zurĂŒckzufĂŒhren, die durch die Untersuchung und den Vergleich verschiedener Architekturen ermöglicht wird. Bei der Entscheidung fĂŒr einen elektromagnetischen Koppler rechtfertigt die geringere SignaldĂ€mpfung einen höheren FlĂ€chenverbrauch. Durch die Kombination mit einem Frequenzvervierfacher wird eine LO-Kette mit Phasensteuerung fĂŒr den Betrieb bei 220 GHz geschaffen und charakterisiert, was die vorangegangene Analyse der Phasen-FrequenzBeziehung wĂ€hrend der Multiplikation bestĂ€tigt. Sie erreicht einen Leistungsgewinn von 21 dB und ĂŒbertrifft damit vergleichbare Designs um 25dB. Dies ermöglicht die Kombination von Phasensteuerung, Frequenzvervielfachung und VorverstĂ€rkung. Der HochfrequenzWirkungsgrad wird um das 40-fache auf 0.99 % bei einer Gesamtleistungsaufnahme von 105 mW gesteigert. Motiviert durch den verzerrenden Effekt des Strahlenschielens in phasengesteuerten Breitbandarraysystemen, wird eine neuartige analoge hybride Strahlsteuerungsarchitektur untersucht, die phasenverzögerte und zeitverzögerte Steuerung kombiniert. Damit wird sowohl das Strahlenschielen phasenverzögerter Systeme als auch der groĂe FlĂ€chenverbrauch zeitverzögerter Schaltungen reduziert. Es wird ein analytisches Entwurfsverfahren vorgestellt, das zu dem Forschungsergebnis fĂŒhrt, dass in einem idealen System ein Potenzial zur Reduktion des Strahlenschielens von mehr als 83 % besteht. Dabei wird die Zunahme des FlĂ€chenverbrauchs durch die Verringerung des Strahlenschielens aufgewogen. Es wird ein IC mit einer geringen Leistungsaufnahme von 4.3mW hergestellt und charakterisiert. Dabei wird die erste Zeitverzögerungsschaltung entworfen, die bei ĂŒber 200 GHz arbeitet. Durch die Erzeugung eines GroĂteils der Strahlrichtung mittels Zeitverzögerung kann das Schielen des Strahls bei Messungen um mehr als 75% reduziert werden, wĂ€hrend der nachfolgende Phasenschieber eine kontinuierliche Steuerung der Strahlrichtung gewĂ€hrleistet. Insgesamt kann die benötigte SiliziumflĂ€che im Vergleich zu zeitverzögerten Systemen im gleichen Frequenzbereich auf 43 % reduziert werden. Auf der Grundlage von Studien zur optimalen Signaleinspeisung und Eingangsanpassung einer Gilbert-Zelle wird ein Ultrabreitband-Mischer mit geringem Stromverbrauch entworfen. Dieser erreicht eine Ausgangsbandbreite von mehr als 100 GHz, die den Stand der Technik um 23% ĂŒbertrifft. Bei einer WandlungsverstĂ€rkung von â13dB ermöglicht dies Datenraten von mehr als 100 Gbps im BPSK-Betrieb. Die Erkenntnisse werden in einem integrierten, breitbandigen Sender konsolidiert, der um 246 GHz arbeitet und die höchsten veröffentlichten gemessenen Datenraten fĂŒr Sender mit LO-Signalkette und LeistungsverstĂ€rker im BPSK-Betrieb auf 56 Gbps verdoppelt. Die daraus resultierende Transmitter-Effizienz von 7.4 pJ/bit verbessert den Stand der Technik um 70 % bzw. 50 % gegenĂŒber BPSKund Quadratur Phasenumtastung (QPSK)-Systemen. Zusammen bilden die Ergebnisse dieser Arbeit die Grundlage fĂŒr stromsparende, effiziente, mobile Funkanwendungen der nĂ€chsten Generation mit einem Vielfachen der heute verfĂŒgbaren Datenraten.:Abstract 3
Zusammenfassung 5
List of Symbols 11
List of Acronyms 17
Prior Publications 19
1. Introduction 21
1.1. Motivation........................... 21
1.2. Objective of this Thesis ................... 25
1.3. Structure of this Thesis ................... 27
2. Overview of Employed Technologies and Techniques 29
2.1. IntegratedCircuitTechnology................ 29
2.2. Transmission Lines and Passive Structures . . . . . . . . 35
2.3. DigitalModulation ...................... 41
3. Frequency Quadrupler 45
3.1. Theoretical Analysis of Frequency Multiplication Circuits 45
3.2. Phase-Controlled Push-Push Principle for Frequency
Quadrupling.......................... 49
3.3. Stand-alone Phase-Controlled Push-Push Quadrupler . 60
3.4. Phase-Controlled Push-Push Quadrupler based LO-chain with High Output Power ............... 72 9
4. Array Systems and Dynamic Beam Steering 91
4.1. Theoretical Analysis of BeamSteering. . . . . . . . . . . 95
4.2. Local Oscillator Phase Shifting with Vector-Modulator PhaseShifters......................... 107
4.3. Hybrid True-Time and Phase-Delayed Beam Steering . 131
5. Ultra-Wide Band Modulator for BPSK Operation 155
6. Broadband BPSK Transmitter System for Datarates up to 56 Gbps 167
6.1. System Architecture ..................... 168
6.2. Measurement Technique and Results . . . . . . . . . . . 171
6.3. Summary and performance comparison . . . . . . . . . 185
7. Conclusion and Outlook 189
A. Appendix 195
Bibliography 199
List of Figures 227
Note of Thanks 239
Curriculum Vitae 24
Lossless Multiway Power Combining and Outphasing for High-Frequency Resonant Inverters
A lossless multi-way power combining and outphasing system have recently been proposed for high-frequency inverters and power amplifiers that offers major performance advantages over traditional approaches. This paper presents outphasing control strategies for the proposed power combining system that enable output power control through effective load modulation of the inverters. It describes a straightforward power combiner design methodology and enumerates various possible topological combiner implementations. Moreover, this study presents the first-ever experimental demonstration of the proposed outphasing system. The design of a 27.12 MHz, four-way power combining and outphasing system is described and used to experimentally verify the power combiner's characteristics. The proposed outphasing law is shown to be effective in controlling the output power over a 10-100 W (10:1) power range
- âŠ