Legalization heuristics for physical design

Σημείωση: διατίθεται συμπληρωματικό υλικό σε ξεχωριστό αρχείο

Enhanced tetris legalization

Legalization and detailed placement methods for standard cell designs, are two of the most notable topics in current VLSI research. Being the final steps in a classic placement procedure they must be efficient in terms of the delay overhead they introduce to the overall design flow and the quality of the final solution. In this paper we present a combined solution of the aforementioned steps, based on Tetris a particular simple and fast legalization algorithm, that produces considerable results taking into account the tradeoff between total wirelength, total cell displacement and runtime. © 2016 ACM