Sorry, we couldn’t find any results for “Energy and Delay Tradeoffs of Soft-Error Masking for 16-nm FinFET Logic Paths: Survey and Impact of Process Variation in the Near-Threshold Region.”.

Double check your search request for any spelling errors or try a different search term.