1 research outputs found

    Cost-efficient FPGA layered LDPC decoder with serial AP-LLR processing

    No full text
    corecore