CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Filters
1 research outputs found
Cost-Effective and Variable-Channel FastICA Hardware Architecture and Implementation for EEG Signal Processing
Author
A Acharyya
A Cichocki
+37 more
A Delorme
A Hyvärinen
A Hyvärinen
A Hyvärinen
A Hyvärinen
A Kachenoura
A Sharma
CH Yang
CM Kim
E Oja
E Ollila
EN Bruce
G Strang
GH Golub
H Du
H Du
H Du
H Du
JE Volder
JF Gao
KK Shyu
L Albera
Lan-Da Van
LD Van
MS Woolfson
NP Castellanos
Po-Yen Huang
R Vigário
RN Vigário
S Choi
S Makeig
SJ Luck
T Roh
Tsung-Che Lu
TW Lee
V Zarzoso
VK Jain
Publication venue
'Springer Science and Business Media LLC'
Publication date
Field of study
No full text
Crossref