1 research outputs found

    Comparison of Trace-Port-Designs for On-Chip-Instruction-Trace

    No full text
    Abstract—The influence of the configuration of the Nexus trace port for on-chip-instruction-trace with regard to the achievable compression ratio is studied in detail. On the base of the EEMBC Automotive Benchmark Software a wide range of configurations and trace modes is analyzed. The impacts of the port width, the count of MSEO-bits, the basic messaging mode and the addition of timestamp information to the compression ratio are examined. Index Terms — Debugging, On-Chip-Trace, Compression I
    corecore