1,083 research outputs found
GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Automatic transistor sizing is a challenging problem in circuit design due to
the large design space, complex performance trade-offs, and fast technological
advancements. Although there has been plenty of work on transistor sizing
targeting on one circuit, limited research has been done on transferring the
knowledge from one circuit to another to reduce the re-design overhead. In this
paper, we present GCN-RL Circuit Designer, leveraging reinforcement learning
(RL) to transfer the knowledge between different technology nodes and
topologies. Moreover, inspired by the simple fact that circuit is a graph, we
learn on the circuit topology representation with graph convolutional neural
networks (GCN). The GCN-RL agent extracts features of the topology graph whose
vertices are transistors, edges are wires. Our learning-based optimization
consistently achieves the highest Figures of Merit (FoM) on four different
circuits compared with conventional black-box optimization methods (Bayesian
Optimization, Evolutionary Algorithms), random search, and human expert
designs. Experiments on transfer learning between five technology nodes and two
circuit topologies demonstrate that RL with transfer learning can achieve much
higher FoMs than methods without knowledge transfer. Our transferable
optimization method makes transistor sizing and design porting more effective
and efficient.Comment: Accepted to the 57th Design Automation Conference (DAC 2020); 6
pages, 8 figure
A Review of Bayesian Methods in Electronic Design Automation
The utilization of Bayesian methods has been widely acknowledged as a viable
solution for tackling various challenges in electronic integrated circuit (IC)
design under stochastic process variation, including circuit performance
modeling, yield/failure rate estimation, and circuit optimization. As the
post-Moore era brings about new technologies (such as silicon photonics and
quantum circuits), many of the associated issues there are similar to those
encountered in electronic IC design and can be addressed using Bayesian
methods. Motivated by this observation, we present a comprehensive review of
Bayesian methods in electronic design automation (EDA). By doing so, we hope to
equip researchers and designers with the ability to apply Bayesian methods in
solving stochastic problems in electronic circuits and beyond.Comment: 24 pages, a draft version. We welcome comments and feedback, which
can be sent to [email protected]
Performance Evaluation of Evolutionary Algorithms for Analog Integrated Circuit Design Optimisation
An automated sizing approach for analog circuits using evolutionary
algorithms is presented in this paper. A targeted search of the search space
has been implemented using a particle generation function and a repair-bounds
function that has resulted in faster convergence to the optimal solution. The
algorithms are tuned and modified to converge to a better optimal solution with
less standard deviation for multiple runs compared to standard versions.
Modified versions of the artificial bee colony optimisation algorithm, genetic
algorithm, grey wolf optimisation algorithm, and particle swarm optimisation
algorithm are tested and compared for the optimal sizing of two operational
amplifier topologies. An extensive performance evaluation of all the modified
algorithms showed that the modifications have resulted in consistent
performance with improved convergence for all the algorithms. The
implementation of parallel computation in the algorithms has reduced run time.
Among the considered algorithms, the modified artificial bee colony
optimisation algorithm gave the most optimal solution with consistent results
across multiple runs
- …