Automating the Layout of Reconfigurable Subsystems Via Template Reduction

In the traditional FPGA design space there is a limit to the number and variety of FPGAs that can be supported – large NREs due to custom fabrication costs and design complexity mean