2 research outputs found
Investigation of the Simulation Performance of Verilog for Large Circuits
The purpose of this research is to find a method to estimate the simulation time for a large digital circuit. A sample circuit is simulated and used to predict the simulation time for similar designs. The prediction of the simulation time can be extended to any circuit by finding a reference circuit. The simulation time of a shift register reference circuit has been determined as a function of the number of bits in the circuit and the number of clock cycles simulated. The reference circuit simulation time serves as a lower bound for the simulation time of more complex circuits.School of Electrical & Computer Engineerin
Automatic translation of behavioral testbench for fully accelerated simulation
This paper presents the automated process of translating behavioral testbench into synthesizable one for the hardware-accelerated simulation. Testbench is mainly implemented in unsynthesizable HDL description such as time delay, event control, non-static loops and sequential statements. Nonetheless, FPGA-based accelerator is limited to synthesizable design. To apply hardware acceleration to behavioral testbench, the proposed method automatically translates testbench into equivalent hardware by emulating the standard simulation reference model. By mapping testbench into hardware accelerator to be merged with the design under verification, we can accelerate behavioral testbench and remove the communication overhead between the software simulator and hardware accelerator. Our experiments demonstrated that the simulation time is reduced by a factor of about 1000 as compared to the conventional hardware accelerated simulation