Automatic Abstraction for Verification of Timed Circuits and Systems

This paper presents a new approach for verication of asynchronous circuits by using automatic abstraction. It attacks the state explosion problem by avoiding the generation of a at state space for the whole design. Instead, it breaks the design into blocks and conducts veri cation on each of them. Using this approach, the speed of verication improves dramatically