CORE

🇺🇦   make metadata, not war

    2 research outputs found

    Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T SRAM Array

    Author
    Publication venue
    'Institute of Electrical and Electronics Engineers (IEEE)'
    Publication date
    Field of study
    No full text
    1
    포항공과대학교
    corecore