3 research outputs found
Application of Internode model to global power consumption estimation in SCMOS gates
In this paper, we present a model, Internode, that unifies the gate functional behavior and the dynamic one. It is based on a FSM that represents the internal state of the gate depending on the electrical load of its internal nodes allowing to consider aspects like input collisions and internal power consumption. Also, we explain the importance of internal power consumption (such effect occurs when an input transition does not affect the output) in three different technologies (AMS 0.6 um, AMS 0.35 um, and UMC 130 nm). This consumption becomes more remarkable as technology advances yielding to underestimating up to 9.4% of global power consumption in the UMC 130 nm case. Finally, we show how to optimize power estimation in the SCMOS NOR-2 gate by applying Internode to modeling its consumption accurately.Ministerio de Educación y Ciencia TEC 2004-00840/MI
Power Dissipation Associated to Internal Effect Transitions in Static CMOS Gates
Power modeling techniques have traditionally neglected the
main part of the energy consumed in the internal nodes of static CMOS
gates: the power dissipated by input transitions that do not produce
output switching. In this work, we present an experimental set-up that
shows that this power component may contribute up to 59% of the total
power consumption of a gate in modern technologies. This fact makes
very important to include it into any accurate power modelMinisterio de Educación y Ciencia HYPER MIC TEC2007-6180