CORE
🇺🇦Â
 make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Filters
1 research outputs found
Analysis of asymmetric 3D DRAM Architecture in combination with L2 Cache Size Reduction
Author
Hofmann Klaus
Schoenberger Alex
Publication venue
'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date
01/07/2015
Field of study
No full text
TUbiblio
Crossref
No full text
