FPGA BASED SELF-HEALING STRATEGY FOR SYNCHRONOUS SEQUENTIAL CIRCUITS

The paper develops an efficient mechanism with a view to healing bridging faults in synchronous sequential circuits. The scheme inserts faults randomly into the system at the signal levels, encompasses ways to intrigue the state of the signals and carries it with steps to rig out the true values at the primary output lines. The attempts espouse the ability of the methodology to explore the occurrence of a variety of single and multiple bridging faults and arrive at the true output. The approach enables to detect the occurrence of wired-OR and wired AND bridging faults in the combinational part of the serial binary adder as the CUT and heal both the inter and intra-gate faults through the use of the proposed methodology. It allows claiming a lower area overhead and computationally a sharp increase in the fault coverage area over the existing Triple Modular Redundancy (TMR) technique. The Field Programmable Gate Arrays (FPGA) based Spartan architecture operates through Very High-Speed Integrated Circuit Hardware Description Language (VHDL) to synthesize the Modelsim code for validating the simulation exercises. The claim incites to increase the reliability of the synchronous sequential circuits and espouse a place for the use of the strategy in the digital world