Floorplan-driven High-level Synthesis Algorithms for Latency Reduction Targeting FPGA Designs

早大学位記番号:新8126早稲田大