Search CORE

2 research outputs found

Torus Topology based Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement

Author: Cenkeramaddi Linga Reddy
Idsøe Henning
Kulkarni Pranav
Soumya J.
Veda Bhanu P.
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/01/2018
Field of study

submittedVersionNivå

Agder University Research Archive

A spare link based reliable Network-on-Chip design

Author
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date
Field of study

core

core