CORE
🇺🇦Â
 make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Filters
1 research outputs found
A Mixed-Signal RISC-V Signal Analysis SoC Generator With a 16-nm FinFET Instance
Author
Adam M. Izraelevitz
Akalu Lentiro
+29Â more
Angie Wang
Borivoje Nikolic
Brian Richards
Chick Markley
Daniel R. Fuhrman
Darin Heckendorn
Elad Alon
Eric Y. Chang
Franco DeSeta
Howard Mao
Jaeduk Han
Jim McGrath
Jonathan Bachrach
Joseph Cole
Justin Norsworthy
Mark Snowden
Matthew Doerflein
Mike Stellfox
Munir Razzaque
Nathan Narevsky
Paul Rigge
Richard Lin
Ronen Shoham
Sergio Montano
Steve Shauck
Steven Bailey
Wen Hau Ma
Woorham Bae
Zhongkai Wang
Publication venue
'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date
Field of study
No full text
Crossref