5,637 research outputs found
Platform for Testing and Evaluation of PUF and TRNG Implementations in FPGAs
Implementation of cryptographic primitives like
Physical Unclonable Functions (PUFs) and True Random Number
Generators (TRNGs) depends significantly on the underlying
hardware. Common evaluation boards offered by FPGA vendors
are not suitable for a fair benchmarking, since they have different
vendor dependent configuration and contain noisy switching
power supplies. The proposed hardware platform is primary
aimed at testing and evaluation of cryptographic primitives
across different FPGA and ASIC families. The modular platform
consists of a motherboard and exchangeable daughter board
modules. These are designed to be as simple as possible to
allow cheap and independent evaluation of cryptographic blocks
and namely PUFs. The motherboard is based on the Microsemi
SmartFusion 2 SoC FPGA. It features a low-noise power supply,
which simplifies evaluation of vulnerability to the side channel
attacks. It provides also means of communication between the
PC and the daughter module. Available software tools can be
easily customized, for example to collect data from the random
number generator located in the daughter module and to read it
via USB interface. The daughter module can be plugged into
the motherboard or connected using an HDMI cable to be
placed inside a Faraday cage or a temperature control chamber.
The whole platform was designed and optimized to fullfil the
European HECTOR project (H2020) requirements
Construction and commissioning of a technological prototype of a high-granularity semi-digital hadronic calorimeter
A large prototype of 1.3m3 was designed and built as a demonstrator of the
semi-digital hadronic calorimeter (SDHCAL) concept proposed for the future ILC
experiments. The prototype is a sampling hadronic calorimeter of 48 units. Each
unit is built of an active layer made of 1m2 Glass Resistive Plate
Chamber(GRPC) detector placed inside a cassette whose walls are made of
stainless steel. The cassette contains also the electronics used to read out
the GRPC detector. The lateral granularity of the active layer is provided by
the electronics pick-up pads of 1cm2 each. The cassettes are inserted into a
self-supporting mechanical structure built also of stainless steel plates
which, with the cassettes walls, play the role of the absorber. The prototype
was designed to be very compact and important efforts were made to minimize the
number of services cables to optimize the efficiency of the Particle Flow
Algorithm techniques to be used in the future ILC experiments. The different
components of the SDHCAL prototype were studied individually and strict
criteria were applied for the final selection of these components. Basic
calibration procedures were performed after the prototype assembling. The
prototype is the first of a series of new-generation detectors equipped with a
power-pulsing mode intended to reduce the power consumption of this highly
granular detector. A dedicated acquisition system was developed to deal with
the output of more than 440000 electronics channels in both trigger and
triggerless modes. After its completion in 2011, the prototype was commissioned
using cosmic rays and particles beams at CERN.Comment: 49 pages, 41 figure
Design and Performance of the Data Acquisition System for the NA61/SHINE Experiment at CERN
This paper describes the hardware, firmware and software systems used in data
acquisition for the NA61/SHINE experiment at the CERN SPS accelerator. Special
emphasis is given to the design parameters of the readout electronics for the
40m^3 volume Time Projection Chamber detectors, as these give the largest
contribution to event data among all the subdetectors: events consisting of
8bit ADC values from 256 timeslices of 200k electronic channels are to be read
out with ~100Hz rate. The data acquisition system is organized in "push-data
mode", i.e. local systems transmit data asynchronously. Techniques of solving
subevent synchronization are also discussed.Comment: 14 pages, 13 figure
Functional and Linearity test system for the LHC Beam Loss Monitoring data acquisition card
In the frame of the design and development of the beam loss monitoring (BLM) system for the Large Hadron Collider (LHC) a flexible test system has been developed to qualify and verify during design and production the BLM LHC data acquisition card. It permits to test completely the functionalities of the board as well as realizing analog input signal generation to the acquisition card. The system utilize two optical receivers, a Field Programmable Gate Array (FPGA), eights flexible current sources and a Universal Serial Bus (USB) to link it to a PC where a software written in LabWindows/CVI© (National Instruments) runs. It includes an important part of the measurement processing developed for the BLM in the future LHC accelerator. It is called Beam Loss Electronic Current to Frequency Tester (BLECFT)
FPGA-based Image Analysis System for Cotton Classing
The design and implementation of an FPGA (field-programmable gate array) based image analysis system was undertaken to replace an older system whose components have become obsolete. Video from an analog camera is digitized by a video decoder. The data from the video decoder is stored in memory and then processed using an FPGA. The results are then transmitted over a universal serial bus (USB) to a host personal computer for additional processing. The system also controls the timing of a flash to correctly capture the images; it measures color and reflectance and is used to classify the quality of raw cotton by determining the concentration of impurities (e.g. leaves or trash). The original system is first described and the need for upgrading presented. The goals of the new system are then specified and its implementation presented along with the design space tradeoffs that were considered. Finally, the results obtained from using the new system are presented to demonstrate its effectiveness
Redundant Arrays of IDE Drives
The next generation of high-energy physics experiments is expected to gather
prodigious amounts of data. New methods must be developed to handle this data
and make analysis at universities possible. We examine some techniques that use
recent developments in commodity hardware. We test redundant arrays of
integrated drive electronics (IDE) disk drives for use in offline high-energy
physics data analysis. IDE redundant array of inexpensive disks (RAID) prices
now equal the cost per terabyte of million-dollar tape robots! The arrays can
be scaled to sizes affordable to institutions without robots and used when fast
random access at low cost is important. We also explore three methods of moving
data between sites; internet transfers, hot pluggable IDE disks in FireWire
cases, and writable digital video disks (DVD-R).Comment: Submitted to IEEE Transactions On Nuclear Science, for the 2001 IEEE
Nuclear Science Symposium and Medical Imaging Conference, 8 pages, 1 figure,
uses IEEEtran.cls. Revised March 19, 2002 and published August 200
- …