CORE

🇺🇦   make metadata, not war

    1 research outputs found

    A 65 nm 0.08-to-680 MHz Low-Power Synthesizable MDLL With Nested-Delay Cell and Background Static Phase Offset Calibration

    Author
      Publication venue
      'Institute of Electrical and Electronics Engineers (IEEE)'
      Publication date
      Field of study
      No full text
      Crossref
      corecore