FPGA向けのオフチップメモリ参照を削減したブロックベースCNNアクセラレータに関する研究
Abstract
Supervisor: 田中 清史先端科学技術研究科博Similar works
Full text
Last time updated on 12/06/2025
This paper was published in JAIST Repository.
Having an issue?
Is data on this page outdated, violates copyrights or anything else? Report the problem now and we will take corresponding actions after reviewing your request.