Location of Repository

Device and Circuit Design for VLSI

By Amr Mohsen


A review of the device and circuit design complexity and limitations for VLSI is presented. VLSI device performance will be limited by second order device effects, interconnection line delay and current density and chip power dissipation. The complexity of VLSI circuit\ud design will require hierarchical structured design methodology with special consideration of testability and more emphasis on redundancy. New organizations of logic function architectures and smart memories\ud will evolve to take advantage of the topological properties of the VLSI silicon technology

Publisher: California Institute of Technology
Year: 1979
OAI identifier: oai:caltechconf.library.caltech.edu:175
Provided by: CaltechCONF
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://caltechconf.library.cal... (external link)
  • http://resolver.caltech.edu/Ca... (external link)
  • http://caltechconf.library.cal... (external link)
  • Suggested articles



    1. (1978). Characteristics of Short Channel MOSFETS in the Punchthrough Current Mode",
    2. (1978). Shuster "Multiple Word/Bit Line Redundancy for Semiconductor Memories",

    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.