Skip to main content
Article thumbnail
Location of Repository

A low-power asynchronous VLSI FIR filter

By Viv A. Bartlett and Eckhard Grass


An asynchronous FIR filter, based on a Single Bit-Plane architecture with a data-dependent, dynamic-logic implementation, is presented. Its energy consumption and sample computation delay are shown to correlate approximately linearly with the total number of ones in its\ud coeflcient-set. The proposed architecture has the property that coefficients in a Sign-Magnitude representation can be handled at negligible overhead which, for typical filter\ud coefficient-sets, is shown to offer significant benefits to both energy consumption and throughput.\ud Transistor level simulations show energy consumption to be lower than in previously reported designs.\u

Topics: UOW3
Publisher: IEEE Computer Society
OAI identifier:
Provided by: WestminsterResearch

Suggested articles


  1. (1995). A comparative study of switching activity reduction techniques for design of low-power multipliers,”
  2. (1994). A low power 16 by 16 multiplier using transition reduction circuitry,”
  3. (1998). A Novel Methodology for Power Consumption Reduction,”
  4. A Self-Timed Multiplier using Conditional Evaluation,”
  5. (1997). al “Algorithms for Low-Power and High Speed FIR Filter Realization Using Differential Coefficients,”
  6. (1995). Delay Balanced Multipliers for Low Power/Low Voltage DSP Core,”
  7. (1999). Designing asynchronous circuits for low-power: An IFIR FIR filter bank for a digital hearing aid,”
  8. (1999). High performance low power array multiplier using temporal tiling,” IEEETrans.
  9. (1997). Low Power Multiplication for FIR Filters,’’
  10. (1995). Minimizing Power Consumption

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.