Reconfigurable Multiplier Blocks (ReMB) offer significant area, delay and possibly power reduction in time-multiplexed\ud implementation of multiple constant multiplications. This paper and its companion paper (entitled Part I- Fundamentals) together present a systematic synthesis\ud method for Single Input Single Output (SISO) and Single\ud Input Multiple Output (SIMO) ReMB designs. This paper\ud illustrates the synthesis method through examples. The\ud companion paper presents the necessary foundation and\ud terminology needed for developing a systematic synthesis\ud technique. The proposed method achieves reduced logic-depth\ud and area over standard multipliers / multiplier blocks
To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.