Article thumbnail

Reconfigurable PCI Express cards for low-latency data transport in HEP experiments

By R. Ammendola, A. Biagioni, P. Cretaro, O. Frezza and G. Lamanna


State-of-the-art technology supports the High Energy Physics community in addressing the problem of managing an overwhelming amount of experimental data. From the point of view of communication between the detectors’ readout system and computing nodes, the critical issues are the following: latency, moving data in a deterministic and low amount of time; bandwidth, guaranteeing the maximum capability of the link and communication protocol adopted; endpoint consolidation, tight aggregation of channels on a single board. This contribution describes the status and performances of the NaNet project, whose goal is the design of a family of FPGA-based PCIe network interface cards. The efforts of the team are focused on implementing a low-latency, real-time data transport mechanism between the board network multi-channel system and CPU and GPU accelerators memories on the host. Several opportunities concerning technical solutions and scientific applications have been explored: NaNet-1 with a single GbE I/O interface, and NaNet-10, offering four 10GbE ports, for activities related to the GPU-based real-time trigger of NA62 experiment at CERN; NaNet3, with four 2.5Gbit optical channels, developed for the KM3NeT-ITALIA underwater neutrino telescope

Topics: 530 Fisica
Publisher: Societa italiana di fisica
Year: 2017
DOI identifier: 10.1393/ncc/i2017-17073-x
OAI identifier:

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.

Suggested articles