Skip to main content
Article thumbnail
Location of Repository

FPGA Latency Optimization Using System-level Transformations and DFG Restructuring

By Daniel Gomez-prado, Maciej Ciesielski and Russell Tessier

Abstract

Abstract—This paper describes a system-level approach to improve the latency of FPGA designs byperforming optimization of the design specification on a functional level prior to highlevel synthesis. The approach uses Taylor Expansion Diagrams (TEDs), a functional graph-based design representation, as a vehicle to optimize the dataflow graph (DFG) used as inputto the subsequent synthesis. The optimization focuses on critical path compaction in the functional representation before translating it into a structural DFG representation. Our approach engages several passes of a traditional high-level synthesis (HLS) process in a simulated annealing-based loop to make efficient cost tradeoffs.Thealgorithmistimeefficientandcanbeusedforfastdesign space exploration. The results indicate a latency performance improvement of 22 % on average versus HLS with the initial DFG for a series of designs mapped to Altera Stratix II devices. I

Year: 2013
OAI identifier: oai:CiteSeerX.psu:10.1.1.353.2
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.ecs.umass.edu/ece/l... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.