Skip to main content
Article thumbnail
Location of Repository

A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving50.9dBSNDRand3dBEffective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS

By Dušan Stepanović, Borivoje Nikolić and Senior Member


Abstract—This paper presents a power- and area-efficien

Topics: Index Terms—A/D, ADC, background, calibration, CMOS, converters, linearity, SAR, time-interleaved, timing
Year: 2013
OAI identifier: oai:CiteSeerX.psu:
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • (external link)
  • Suggested articles

    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.